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Abstract-A monolithic implementation of a cryptosystem based on the Corron and Hahs scheme [1] is hereby presented. The baseband chaotic encryption/decryption system has been designed at the transistor level and fabricated using AMI 1.2 m CMOS technology available through the MOSIS foundry. While the mathematical model of the Lorenz system is straightforward, its silicon implementation is not. Typical circuit design considerations need to be considered such as the system's dynamic range, internal signal processing mode and basic building blocks all with the intent to provide an optimal design. This brief addresses in detail: 1) practical design considerations of the cryptosystem and 2) actual measurement results that verify theoretical findings.
I. INTRODUCTION
Although it has been shown that signal encryption based on chaos is relatively vulnerable [2] , [3] , there is a niche of applications such as remote keyless entry systems, and wireless telephones, to name a few, that do not require a high level of information security and that could employ an encryption scheme based on chaos. This brief presents a monolithic implementation of such a cryptosystem based on the chaotic secure communication scheme proposed by Corron and Hahs [1] . While the corresponding mathematics have already been developed by the authors, there are several open-ended questions that need addressing for an optimal implementation of the system in silicon. We envision our system as a cryptosystem working at baseband frequencies and embedded in the signal path of a transceiver rather than the system being the actual crypto-modem working at very high frequencies. This approach allows us to relax our design to accommodate the strict requirements imposed on communications systems, e.g., channel bandwidth constraints. Moreover, a system like the Corron and Hahs' presents the advantage of not needing to transmit a key for decryption. It is a scheme based on parameter modulation and filter-based demodulation circuitry. The baseband chaotic encryption/decryption system has been designed for digital input bitstreams and fabricated using AMI 1.2-m complementary metal-oxide-semiconductor (CMOS) technology available through the MOSIS foundry. In this brief, system and transistor-level monolithic design considerations as well as experimental results are addressed.
II. CORRON AND HAHS CRYPTOSYSTEM MODEL
It has been observed that a straight implementation of the Lorenz system is hindered by the large spread of its coefficients [4] . Although Manuscript Publisher Item Identifier S 1057-7122(00)06333-9. a state variable scaling is possible [4] , the spread of the coefficients is still large for a monolithic implementation. We have, thus, generalized the Lorenz-based encryption scheme in an augmented system that includes parameters K1, K2, K3, and K4 that simplify the hardware implementation in spite of the large dynamical range required by the original coefficients. This system is presented in (1) where we are assuming that the input bit stream I is digital and that the encryptor's output is given by the continuous signal y(t). In this system, r(t) = K 2 r b (1 + i ) is chosen as the modulation parameter for encryption which is dependent not only on a constant r b , but also on the digital signal i dx dt
Chaos is achieved when the steady states of (1) lose stability via bifurcation to a periodic solution. This condition occurs when the parametric value r(t) = rc, called "critical chaos parameter," exceeds the Hopf bifurcation point given for r(t) = r c . The condition for a Hopf bifurcation is obtained from the eigenvalues of the Jacobian system and is given in (2) where we can see also the critical chaos parameter r c : tional nonlinear branch modulating the digital input i. The various building blocks are implemented as transconductance multipliers, as transresistance integrators and as transconductance gain stages, respectively. Note that since the input information is digital in nature, a simple switching modulator that occupies less silicon area can be employed instead of a full multiplier. The scheme of Corron and Hahs requires, in addition to a subsystem without r(t), a nonlinear filter for extracting the information signal from the chaotically modulated one. The generalized equations for the nonlinear recovery filter are given by [8] d
where y refers to the input signal applied at the receiver (decryptor) and the variables with the r subscript refer to the state-variables of the synchronous x-z subsystem at the receiver. The difference between (3c) and the original equation in [1] stems from the fact that for hardware implementations the signal levels being processed are small in magnitude implying that ! 1 1 and that the expression 1 + j! 1 j
can be simply approximated to 1. From a hardware implementation standpoint the division function typically requires more hardware and as such savings in area are obtained by the implementation of (3c). Additionally, the signum modulation can be implemented with a comparator and some switches. In the nonlinear filter, the parameter k sets the time-constant of the estimation part of the filter. Thus, the optimal k value depends on the highest dynamics of the information signal, e.g., the period of the bitstream. The q parameter is a low-pass filter parameter which is used to filter out singularities in the recovered signal [11] . As such, the optimal value for this parameter depends also on the smallest time period expected from the information signal. The block diagram implementing the complete analog decryption system is presented in Fig. 2 . We chose the system's full bandwidth to be approximately 17 KHz; Finally, we chose q = 2:13 2 10 5 rad/s and k = 1 2 10 6 , which through simulations, gave us the best bit error rate performance.
III. CRYPTOSYSTEM CIRCUIT DESIGN
Through extensive simulations, we found that a parameter mismatch between encryptor and decryptor of more than 10% is detrimental. We observed that while the information content was still discernable, the timing of the information was distorted. To make matters worse, the amount of distortion appeared to be correlated with the mismatch value. To account for fading and attenuation effects in the channel, we simulated the effect of band-limiting the output of the encryptor using an eighth-order low-pass Butterworth filter. The simulation results showed that the main effect of the filter turns into a considerable increase in the phase delay between the synchronized Lorenz drive/response systems leading to singularities in the recovered signal and to high error rates. All these aspects were taken into account in the final implementation of the system. In this section, a succinct outline and technical specs of the main building blocks of the complete cryptosystem are presented. Except for the integrator capacitors, the whole system has been fully integrated in silicon. Fig. 3 shows a photograph of the actual integrated circuit.
The system uses 63 V power supplies and accepts an input digital stream of 63 V.
1) Transresistance Lossy-Integrator:
A transresistance lossy-integrator is employed in the implementation of the chaotic system. Fig. 4(a) presents the transistor level diagram of the chosen lossy-integrator [5] . This integrator is based on a cross-coupled current mirror which is ideal for high-speed operation [6] . Note that both the input and output occur at the same nodes, however, the input is a differential current while the output is a differential voltage. Besides the location of the pole and the effective transresistance, an additional constraint imposed on the integrator is to have the dc value of the input/output nodes as close as possible to ground. To decrease power consumption of the system as a whole, a value of 10 A/V for the effective transconductance (b; K1; 1) and a feedback biasing current of I bf = 55 A were chosen.
2) Transconductance Block with Common-Mode Feedback:
The fully differential transconductor [7] - [9] with linearized common mode feedback is presented in Fig. 4(b) . While the amount of gain in a block is of importance, an equally important challenge in the design of any viable signal-processing block is the maximum input-output signal swing. Typically, tradeoffs in area and power consumption have to be made to accommodate large swings [7] - [9] . The cryptosystem requires two transconductors, namely one with a gain of Gm = 100 A/V (for K2r b ) and the other with Gm = 30 A/V (for 2). A differential input-output voltage swing of 1.5 V and tail biasing current of I B = 25 A were chosen as well.
3) Transconductance Multiplier:
A folded Gilbert multiplier that overcomes the typical low input range of its variables was chosen to implement the nonlinear feedback in the Lorenz chaotic system [10] . Two Gilbert multipliers with Gm = 100 A/V (for K 4 ) and Gm = 200 A/V (for K 3 ) were implemented. An input-output voltage swing of 1.5 V and base bias current of 100 A were used as additional requirements for the block.
4) Switching Modulator:
The encryption of the digital information is accomplished by modulating the critical chaos parameter K 2 r b [1] .
Since only digital information is being considered in this implementation, a simpler switching modulator suffices for the implementation on silicon. The transistor level diagram of a mixer is presented in Fig. 4(c) . The digital bit-stream consists of 63 V pulses and the desired transconductance gain for the mixer is Gm = 100 A/V in order to double the K2r b parameter value when i = +3 V is transmitted. Input and output voltage swings of 1.5 V were imposed in the design procedure.
5) CMOS Cross-Coupled Comparator:
A high-gain, fast-response comparator is needed in the sgn(! 1 ) function required for the nonlinear recovery filter. Another comparator with hysterisis is employed for the A/D conversion at the output of the nonlinear filter. A comparator function can be implemented simply by using a high-gain amplifier. Clamping is typically used in the comparator to have similar rise and fall times [7] - [9] . A tail current of I ss = 50 A and a gain of 1000 V/V (40 dB) or better were used as starting points. The trip points for the comparator with hysterisis are at 60.1 V.
IV. CRYPTOSYSTEM VERIFICATION
The effect of parameter modulation on the popular XZ Lorenz attractor is presented in Fig. 5(a) . Note that the grid scale is z = 200 mV/div. Fig. 5(b) shows the corresponding time domain output of the XZ subsystem. To verify the complete system, a digital bit-stream at 1 kb/s was applied at the input of the encryptor and the analog output of the nonlinear filter was monitored. The observed results are presented in Fig. 6 . Note that the analog output of the nonlinear filter shown in Fig. 6(a) [top window] resembles the digital input bit-stream shown in the bottom window. The results with the A/D conversion are shown in Fig. 6(b) . Note that the input bit-stream has been successfully recovered. Also note that for this low data rate, the delay and bit-timing of the input bit-stream are not distorted too much at the output. We obtained successful recovery of data rates of up to 10 kb/s with this cryptosystem. For data rates higher than about 10 kb/s, recovery of the digital data is no longer possible with this specific cryptosystem. The performance of the cryptosystem was quantified by sending a bit-stream of 63 V pulses, adding a certain level of noise to the analog encrypted signal and obtaining the estimate of the noisy bit-stream using the decryptor. An amplitude-controlled noise generator was used in our experiment [12] . The noise magnitude generated by this circuit was based on the maximum peak-to-peak swing of the encryptor's output (approximately 560 mV) and added at the output of the encryptor. A comparison between the original bit-stream and the obtained bit-stream of the cryptosystem was used to determine whether an error was made by the decryptor's estimate. Fig. 6(c) shows the cryptosystem's error sensitivity. The horizontal axis shows the ratio of signal to noise amplitudes, and the vertical axis depicts the corresponding sensitivity. From this first silicon prototype, a null error could not be obtained. We attribute this problem to mismatches between the transmitter and the receiver and to some small offset present in the integrators.
V. CONCLUSION
The very large scale integration (VLSI) implementation of a specific case of the chaotic encryption scheme proposed by Corron and Hahs was presented. We opted for a system employing a Lorenz oscillator whose complexity was overcome by developing a new Generalized Lorenz System suitable for hardware implementations. The complete chaotic cryptosystem was implemented using a 1.2-m technology in 
